National Repository of Grey Literature 2 records found  Search took 0.00 seconds. 
Memory Subsystem Simulator
Holášek, Petr ; Janoušek, Vladimír (referee) ; Peringer, Petr (advisor)
This theses describes aspects of memory traces processing, its applications in simulation and development of modular memory subsystem simulator based on memory traces. The simulator also supports use for educational purposes thanks to built-in visualization which can be used to track address accesses in memory subsystem hierarchy.
Memory Subsystem Simulator
Holášek, Petr ; Janoušek, Vladimír (referee) ; Peringer, Petr (advisor)
This theses describes aspects of memory traces processing, its applications in simulation and development of modular memory subsystem simulator based on memory traces. The simulator also supports use for educational purposes thanks to built-in visualization which can be used to track address accesses in memory subsystem hierarchy.

Interested in being notified about new results for this query?
Subscribe to the RSS feed.